
ASIC DFT Engineer
Cisco
Posted
last month
Greater Hyderabad Area
Onsite
INR 100K
Mid Level
Full Time

Sema Summary
The ASIC DFT Engineer will be responsible for implementing Hardware Design-for-Test features that support the design's testing and diagnostics. This role requires collaboration across teams to ensure integration and validation of test logic in the hardware design process.
About Company
Cisco is a technology leader revolutionizing how organizations connect and protect in the AI era, committed to innovation and creating a more connected future.
Core Requirements
- Bachelor's or Master’s Degree in Electrical or Computer Engineering
- 8-10 years of experience in ASIC design
- Knowledge of DFT, test, and silicon engineering
- Experience with Jtag protocols, Scan insertion, and ATPG
- Scripting skills in Tcl and Python/Perl
Responsibilities
- Implement Hardware Design-for-Test features
- Develop DFT IP in collaboration with teams
- Enable integration of test logic in design phases
- Work on debugging and solutions with minimal mentorship
- Coordinate with validation flows post silicon integration
- Utilize EDA tools for testing and validation
- Collaborate with multiple teams to achieve design objectives
Must Have skills
Job Keywords
Similar Jobs

ASIC DFT Engineer
Cisco
Greater Hyderabad Area

ASIC Engineer
Cisco
Bengaluru, Karnataka, India

ASIC Engineer
Sandisk
Bengaluru, Karnataka

ASIC RTL Design Engineer
Tesla
Bengaluru, Karnataka, India

Engineer
Nokia
Thiruporur, Tamil Nadu, India

AI Engineer
Omni Recruit Private Limited
Bengaluru, Karnataka, India

AI Engineer
VIVANET
Pune Division, Maharashtra

Engineer
PS Group Realty
Kolkata, West Bengal, India

AI Engineer
IQuest Solutions Corporation
Hyderabad, Telangana, India

AI Engineer
BCG X
Mumbai Metropolitan Region
AI Career Assistant
Coming soonWe're polishing your AI assistant experience. You can leave one message for now.
Hi 👋
AI chat is launching soon on Semesteria. Tell us what you want help with (career, resume, or job search), and we'll use it to shape the first release.